

Intel[®] Platform Controller Hub EG20T

Inter Integrated Circuit (I²C*) Driver for Windows* Programmer's
Guide

February 2011



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/#/en_US_01.

Any software source code reprinted in this document is furnished under a software license and may only be used or copied in accordance with the terms of that license.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: <http://www.intel.com/products/processor%5Fnumber/> for details.

α Intel® Hyper-Threading Technology requires a computer system with a processor supporting Intel® HT Technology and an Intel® HT Technology-enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information including details on which processors support Intel® HT Technology, see http://www.intel.com/products/ht/hyperthreading_more.htm.

β Intel® High Definition Audio requires a system with an appropriate Intel® chipset and a motherboard with an appropriate CODEC and the necessary drivers installed. System sound quality will vary depending on actual implementation, controller, CODEC, drivers and speakers. For more information about Intel® HD audio, refer to <http://www.intel.com/>.

γ 64-bit computing on Intel® architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

δ Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

ε The original equipment manufacturer must provide Intel® Trusted Platform Module (Intel® TPM) functionality, which requires an Intel® TPM-supported BIOS. Intel® TPM functionality must be initialized and may not be available in all countries.

θ For Enhanced Intel SpeedStep® Technology, see the [Processor Spec Finder](#) or contact your Intel representative for more information.

I²C* is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I²C* bus/protocol and was developed by Intel. Implementations of the I²C* bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Inside, Core Inside, i960, Intel, the Intel logo, Intel AppUp, Intel Atom, Intel Atom Inside, Intel Core, Intel Inside, the Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel Sponsors of Tomorrow., the Intel Sponsors of Tomorrow. logo, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, InTru, the InTru logo, InTru soundmark, Itanium, Itanium Inside, MCS, MMX, Moblin, Pentium, Pentium Inside, skool, the skool logo, Sound Mark, The Journey Inside, vPro Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2011, Intel Corporation and/or its suppliers and licensors. All rights reserved.



Contents

1.0	Introduction	5
2.0	Operating System (OS) Support	6
3.0	Dependencies	7
4.0	I²C* Driver API Details	8
4.1	Features	8
4.2	Interface Details	8
4.3	IOCTL Usage Details	8
4.3.1	IOCTL_I2C_CONFIG	9
4.3.2	IOCTL_I2C_ENABLE_INT	9
4.3.3	IOCTL_I2C_DISABLE_INT	9
4.3.4	IOCTL_I2C_READ	10
4.3.5	IOCTL_I2C_WRITE	10
4.4	Structures and Macros	10
4.4.1	Structures	10
4.4.1.1	IOH_I2C_MSG	10
4.4.1.2	IOH_I2C_COMPOUND_DATA	10
4.4.2	Macros	11
4.5	Error Handling	11
4.6	Inter-IOCTL dependencies	11
5.0	Programming Guide	12
5.1	Opening the Device	12
5.1.1	Using GUID Interface Exposed by the Driver	12
5.2	Driver Configuration	12
5.3	Read/Write Operation	14
5.4	Close the Device	17

Tables

1	Supported IOCTLs	8
2	IOH_I2C_MSG structure	10
3	IOH_I2C_COMPOUND_DATA structure	11
4	Macros	11



Revision History

Date	Revision	Description
February 2011	002	Updated Section 2.0, "Operating System (OS) Support" on page 6 Added Section 5.1.1, "Using GUID Interface Exposed by the Driver" on page 12
September 2010	001	Initial release



1.0 Introduction

This document provides the programming details of the Inter Integrated Circuit (I²C*) driver for Windows*. This includes the information about the interfaces exposed by the driver and how to use those interfaces to drive the I²C* hardware.


I²C* (Inter-Integrated Circuit) is a multi-master serial computer bus that is used to attach low-speed peripherals to a motherboard or embedded system. I²C* uses only two bidirectional open-drain lines, Serial Data Line (SDA) and Serial Clock (SCL), pulled up with resistors.



2.0 Operating System (OS) Support

The I²C* driver is supported by the following operating systems:

No	OS	Notes
1	Microsoft Windows XP*	Service Pack 3
2	Windows Embedded Standard*	2009
3	Windows Embedded POSReady*	2009
4	Microsoft Windows 7*	
5	Windows Embedded Standard7	



3.0 Dependencies

This driver is only dependent upon appropriate OS driver installation. Also, this driver is not dependent upon any other software delivered.



4.0 I²C* Driver API Details

This section provides information about the interfaces exposed by the I²C* driver. The current implementation of the driver exposes the interfaces through Input/Output Controls (IOCTLs), which can be called from the application (user mode) using the Win32 API DeviceIoControl (Refer to the MSDN documentation for more details on this API). The following sections provide information about the IOCTLs and how to use them to configure the I²C* hardware to work properly.

4.1 Features

The I²C* Driver supports:

- Setting different configurations for I²C* hardware
- Multi master devices only
- Setting I²C* slave device address
- Mode Select – fast mode (400 kbps) or standard mode (100 kbps) only
- Buffer Mode select -- using 32-byte hard buffering or not
- EEPROM Software Reset Mode select -- using EEPROM Software Reset Mode or not
- Reading I²C* hardware and bus status items
- I²C* Bus Master byte/multi-byte read transactions
- I²C* Bus Master byte/multi-byte write transactions

4.2 Interface Details

Table 1 lists IOCTLs supported by the driver.

Table 1. Supported IOCTLs

No	IOCTL	Remarks
1	IOCTL_I2C_CONFIG	This IOCTL is used for configuration information
2	IOCTL_I2C_ENABLE_INT	This IOCTL is used to enable the interrupts
3	IOCTL_I2C_DISABLE_INT	This IOCTL is used to disable the interrupts
4	IOCTL_I2C_READ	This IOCTL is used to read information from the devices connected to the I ² C* hardware
5	IOCTL_I2C_WRITE	This IOCTLS is used to write information to the devices connected to the I ² C* hardware
6	IOCTL_I2C_RESET	This IOCTL is used to reset the device
7	IOCTL_I2C_COMPOUND_RDWR	This IOCTL is used for compound mode read and write

4.3 IOCTL Usage Details

This section assumes a single client model, in which there is a single application-level program configuring the I²C* interface and initiating I/O operations. The following files contain the details of the IOCTLs and data structures used:

- ioh_i2c_ioctl.h – contains IOCTL definitions
- ioh_i2c_common.h – data structures and other variables used by the IOCTLs



4.3.1 IOCTL_I2C_CONFIG

Before performing any operation, the interface must be initialized and configured. This IOCTL is used to initialize and configure the I²C* interface. The prerequisite is that the device must be installed and opened using the Win32 API CreateFile.

```
IOH_I2C_MSG I2CConfig;

    UCHAR msgbuf[1];

    msgbuf[0] = EEPROM_RST_PATTERN1;

    I2CConfig.SlaveAddress = EEPROM_ADDRESS;

    I2CConfig.MsgData = msgbuf;

    I2CConfig.MsgLength = 1;

    I2CConfig.Flags = IOH_EEPROM_SW_RST_MODE_ENABLE;

DeviceIoControl(hHandle,

    IOCTL_I2C_CONFIG,

    &I2CConfig,

    sizeof(I2Cconfig),

    NULL,

    0,

    &dwSize,

    NULL);
```

4.3.2 IOCTL_I2C_ENABLE_INT

This enables the interrupts of the I²C* interface.

```
DeviceIoControl(hHandle,

    IOCTL_I2C_ENABLE_INT,

    NULL,

    0,

    NULL,

    0,

    &dwSize,


    NULL);
```

4.3.3 IOCTL_I2C_DISABLE_INT

This disables the interrupts of the I²C* interface.

```
DeviceIoControl(hHandle,

    IOCTL_I2C_DISABLE_INT,
```



```

NULL,
0,
NULL,
0,
&dwSize,
NULL);

```

4.3.4 IOCTL_I2C_READ

This IOCTL is used to read information from the devices connected to the I²C* hardware.

Refer to [Section 5.3](#) for usage details.

4.3.5 IOCTL_I2C_WRITE

This IOCTL is used to write information to the devices connected to the I²C* hardware.

Refer to [Section 5.3](#) for usage details.

4.4 Structures and Macros

This section provides the details on the structures and macros used by interfaces exposed by I²C* driver. All the structures and macros used by the interfaces are defined in `ioh_i2c_common.h`.

4.4.1 Structures

4.4.1.1 IOH_I2C_MSG

This structure holds the user supplied configuration information for configuring the I²C* controller.

Table 2. IOH_I2C_MSG structure

Name	Description
ULONG SlaveAddress	Slave address
ULONG Flags	Flags to convey multiple status information such as 10 bit chip addressing, read or write from slave to master, normal or buffer mode
ULONG MsgLength	Message length
PUCHAR MsgData	Message Data

4.4.1.2 IOH_I2C_COMPOUND_DATA

This structure is used for sending compound data messages.



Table 3. IOH_I2C_COMPOUND_DATA structure

Name	Description
PIOH_I2C_MSG msgs	This is a pointer to structure IOH_I2C_MSG. Refer to section "IOH_I2C_MSG" on page 10.
ULONG dwNumMsgs	Number of messages to be included in the compound data message.

4.4.2 Macros

Table 4 contains the macro definitions exposed by the I²C* driver.

Table 4. Macros

Name	Description
I2C_M_TEN	This defines the chip address as 10 bit address.
I2C_M_RD	This defines the I ² C* read mode.
I2C_M_WR	This defines the I ² C* write mode.
IOH_NORMAL_MODE_ENABLE	This defines the I ² C* Normal mode.
IOH_BUFFER_MODE_ENABLE	This defines the I ² C* Buffer mode.
IOH_EEPROM_SW_RST_MODE_ENABLE	This defines the I ² C* reset mode.

4.5 Error Handling

Since the IOCTL command is implemented using the Windows* API, the return value of the call is dependent on and defined by the OS. On Windows*, the return value is a non-zero value. If the error is detected within or outside the driver, an appropriate system defined value will be returned by the driver.

4.6 Inter-IOCTL dependencies

There are no inter-IOCTL dependencies. Once the driver has been loaded successfully, the IOCTLs stated above can be used in any order.



5.0 Programming Guide

This section explains the basic procedure to use the I²C* driver from a user mode application. All operations are performed through the IOCTLs that are exposed by the I²C* driver. Refer to [Section 4.3](#) for details on the IOCTLs. The steps involved in accessing the I²C* driver from the user mode application are described below:

- Open the device.
- Initialize and configure the driver with desired settings through the interfaces exposed.
- Perform read/write operations.
- Close the device.

5.1 Opening the Device

The I²C* driver is opened using the Win32 CreateFile API. To get the device name, refer to [Section 5.1.1](#).

5.1.1 Using GUID Interface Exposed by the Driver

A device interface class is a way of exporting device and driver functionality to other system components, including other drivers, as well as user-mode applications. A driver can register a device interface class, and then enable an instance of the class for each device object to which user-mode I/O requests might be sent. The topcliff IOH I2C driver registers the following interface.

No	Interface Name
1	GUID_DEVINTERFACE_IOH2C

This is defined in `ioh_i2c_common.h`.

Device interfaces are available to both kernel-mode components and user-mode applications. User-mode code can use SetupDiXxx functions to find out about registered, enabled device interfaces.

Please refer the following site to get the details about SetupDiXxx functions.

<http://msdn.microsoft.com/en-us/library/dd406734.aspx>

5.2 Driver Configuration

The following IOCTLs are used to initialize and configure the settings for the I²C* driver:

- IOCTL_I2C_CONFIG

DeviceIoControl Win32 API is used for sending information to the I²C* driver.

```
IOH_I2C_MSG I2CConfig;  
  
UCHAR msgbuf[1];  
  
msgbuf[0] = EEPROM_RST_PATTERN1;  
  
I2CConfig.SlaveAddress = EEPROM_ADDRESS;
```



```
I2CConfig.MsgData = msgbuf;
I2CConfig.MsgLength = 1;
I2CConfig.Flags = IOH_EEPROM_SW_RST_MODE_ENABLE;
```

```
bRet = DeviceIoControl(hHandle,
    IOCTL_I2C_CONFIG,
    &I2CConfig,
    sizeof(I2CConfig),
    NULL,
    0,
    &dwSize,
    NULL);
```

- **IOCTL_I2C_ENABLE_INT**

This IOCTL enables all the interrupts.

```
bRet = DeviceIoControl( hDevice,
    IOCTL_I2C_ENABLE_INT,
    NULL,
    0,
    NULL,
    0,
    &dwRet,
    NULL);
```

- **IOCTL_I2C_DISABLE_INT**

This IOCTL disables all the interrupts.

```
bRet = DeviceIoControl( hDevice,
    IOCTL_I2C_DISABLE_INT,
    NULL,
    0,
    NULL,
    0,
    &dwRet,
    NULL);
```

- **IOCTL_I2C_RESET**

This IOCTL resets the device to a known initial state.



```
bRet = DeviceIoControl( hDevice,  
    IOCTL_I2C_RESET,  
    NULL,  
    0,  
    NULL,  
    0,  
    &dwRet,  
    NULL);
```

5.3 Read/Write Operation

IOCTL_I2C_READ and IOCTL_I2C_WRITE are used for read and write operations respectively.

- IOCTL_I2C_READ

This IOCTL is used to read the data from the I²C* device.

```
IOH_I2C_MSG I2CConfig;  
UCHAR msgbuf[1];  
UCHAR ucData[30];  
  
DeviceIoControl(hHandle,  
    IOCTL_I2C_ENABLE_INT,  
    NULL,  
    0,  
    NULL,  
    0,  
    &dwSize,  
    NULL);  
  
msgbuf[0] = NORMAL_MODE;  
I2CConfig.SlaveAddress = EEPROM_ADDRESS;  
I2CConfig.MsgData = msgbuf;  
I2CConfig.MsgLength = 1;  
I2CConfig.Flags = 0;  
  
DeviceIoControl(hHandle,  
    IOCTL_I2C_CONFIG,
```



```

        &I2CConfig,
        sizeof(I2CConfig),
        NULL,
        0,
        &dwSize,
        NULL);

```

```

DeviceIoControl(hHandle,
                IOCTL_I2C_READ,
                &ucData,
                sizeof(ucData),
                &ucData,
                sizeof(ucData),
                &dwSize,
                NULL);

```

```

DeviceIoControl(hHandle,
                IOCTL_I2C_DISABLE_INT,
                NULL,
                0,
                NULL,
                0,
                &dwSize,
                NULL);

```

- **IOCTL_I2C_WRITE**

This IOCTL is used to write the data to the device.

```

IOH_I2C_MSG I2CConfig;
UCHAR msgbuf[1];
UCHAR ucData[30];

```

```

DeviceIoControl(hHandle,
                IOCTL_I2C_ENABLE_INT,
                NULL,
                0,

```



```
        NULL,  
        0,  
        &dwSize,  
        NULL);  
  
msgbuf[0] = NORMAL_MODE;  
I2CConfig.SlaveAddress = EEPROM_ADDRESS;  
I2CConfig.MsgData = msgbuf;  
I2CConfig.MsgLength = 1;  
I2CConfig.Flags = 0;  
  
DeviceIoControl(hHandle,  
                IOCTL_I2C_CONFIG,  
                &I2CConfig,  
                sizeof(I2CConfig),  
                NULL,  
                0,  
                &dwSize,  
                NULL);  
  
DeviceIoControl(hHandle,  
                IOCTL_I2C_READ,  
                &ucData,  
                sizeof(ucData),  
                &ucData,  
                sizeof(ucData),  
                &dwSize,  
                NULL);  
  
DeviceIoControl(hHandle,  
                IOCTL_I2C_DISABLE_INT,  
                NULL,  
                0,  
                NULL,  
                0,
```




```
&dwSize,  
NULL);
```

5.4 Close the Device

Once all operations related to the I²C* driver are finished the device handle must free the application by calling the Win32 API CloseHandle.

```
CloseHandle(hHandle);
```